OSchip
/
OpenBLAS
Not watched
1
0
Fork 0
Code
Releases 66 Wiki evaluate Activity
Issues 0 Pull Requests 0 Datasets Model Cloudbrain HPC
5910 Commits
51 Branches
78 MB
0 Download
Tree: 57ed58cefe
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from '57ed58cefe'
${ noResults }
Commit Graph

1681 Commits (57ed58cefec3ca6669afc156cc90ffb49dba6593)

Author SHA1 Message Date
  traz 29dce62b8f Finish dtrsm_kernel_Rx.S on Loongson3A. 14 years ago
  traz 432c309f63 Finish dtrsm_kernel_Lx.S on Loongson3A. 14 years ago
  traz d2f351d819 Modify dtrsm compiler options 14 years ago
  traz 5a991b7149 Fixed #24 drmm error on Loongson3A 14 years ago
  traz 9320933520 Completely dtrmm function. 14 years ago
  traz 921caefa56 Increased handling trmm part, no edge handling. Test size(M and N) must be a multiple of 4 . 14 years ago
  traz ecd4c1f3d9 Modify prefetching C. 14 years ago
  traz ab9e4ce351 Adjust kc size from 112 to 116 . 14 years ago
  traz 782205a693 Add dgemm compiler Options in KERNEL.LOONGSON3A. 14 years ago
  traz ac494c0d04 New kernel in LOONGSON3A. 14 years ago
  Xianyi Zhang f405b5bcc5 Fixed the bug about Loongson3A gsLQC1 & gsSQC1 instructions in daxpy kernel. Now daxpy is correct. 14 years ago
  Wang Qian d5cffd506a Modified the default kernel makefile in MIPS64 arch. 14 years ago
  Xianyi Zhang 5838f12995 Support unalign address in daxpy on loongson3a simd.. 14 years ago
  Xianyi Zhang 5444a3f8f7 Unroll to 16 in daxpy on loongson3a. 14 years ago
  Xianyi Zhang 88cbfcc5b5 Merge commit 'origin/x86' into loongson3a 14 years ago
  Xianyi Zhang ce78abe37e Merge branch 'x86' of github.com:xianyi/OpenBLAS into x86 14 years ago
  Xianyi Zhang 8f1090d32a Support NO_LAPACK=1 to build the lib without LAPACK functions. 14 years ago
  Xianyi 272f62a2b6 Changed movlps macro name in capital in x86/zdot_sse2.S file. 14 years ago
  Xianyi 36016fe349 On x86 32bits, gcc 4.4.3 generated wrong codes (movsd) from movlps in zdot_sse2.S line 191. 14 years ago
  Xianyi Zhang 6eb02bbb9c Merge remote branch 'origin/x86' into loongson3a 14 years ago
  Xianyi 12214e1d0f Fixed #7. Modified axpy kernel codes to avoid unloop with incx==0 or incy==0 in x86 32bits arch. 14 years ago
  Xianyi Zhang 0cfd29a819 Fixed #7. 1)Disable the multi-thread and 2) Modified kernel codes to avoid unloop in axpy function when incx==0 or incy==0. 14 years ago
  Xianyi bfaa80c316 fixed #4 csrot & drot returned the wrong result when incx==incy==0 on i686 arch. 14 years ago
  Xianyi Zhang c5852d4e30 fixed #4 csrot returned the wrong result when incx==incy==0. 14 years ago
  Xianyi Zhang 84ba64e65b fixed a bug in drot whe incx or incy equals to zero. 14 years ago
  Xianyi Zhang 1e671b49f3 Did the experiment with Loongson 3A 128bit load & store instruction. 14 years ago
  Xianyi Zhang 77b7020d69 changed prefetch order. 14 years ago
  Xianyi Zhang e003b811ab load x & y contiguously in axpy. 14 years ago
  Xianyi Zhang ebe2da8474 Modified aligned size. Added additional prefetch instruction because of cache line is 32 bytes in Loongson 3A. 14 years ago
  Xianyi Zhang c0b5992fab added axpy kernel with prefetch for Loongson3A. To-Do: tuning prefetch distance & instruction order. 14 years ago
  Xianyi Zhang 342bbc3871 Import GotoBLAS2 1.13 BSD version codes. 14 years ago