OSchip
/
OpenBLAS
Not watched
1
0
Fork 0
Code
Releases 66 Wiki evaluate Activity
Issues 0 Pull Requests 0 Datasets Model Cloudbrain HPC
8681 Commits
51 Branches
78 MB
0 Download
Tree: 48698b2b1d
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from '48698b2b1d'
${ noResults }
Commit Graph

8681 Commits (48698b2b1d575cd4e10b5667e9dc5bd2fca1cbf2)
 

Author SHA1 Message Date
  Xianyi Zhang e51364edb4 Fixed #5 Detected Intel Westmere (using Nehalem codes) in build and dynamic arch build. 14 years ago
  Xianyi bfaa80c316 fixed #4 csrot & drot returned the wrong result when incx==incy==0 on i686 arch. 14 years ago
  Xianyi bd7a74234f Disable quad and x precision objs in reference. 14 years ago
  Xianyi Zhang 029d5d16d0 Merge branch 'master' into loongson3a 14 years ago
  Xianyi Zhang c84315782c Merge branch 'x86' of github.com:xianyi/OpenBLAS into x86 14 years ago
  Xianyi Zhang c5852d4e30 fixed #4 csrot returned the wrong result when incx==incy==0. 14 years ago
  Xianyi Zhang c79696cc61 Added rot testcase when incx == incy ==1. 14 years ago
  Xianyi Zhang 84ba64e65b fixed a bug in drot whe incx or incy equals to zero. 14 years ago
  Xianyi Zhang e3e7547712 Merge branch 'master' into x86 14 years ago
  Xianyi Zhang 1dd1bba66c Updated gitignore. 14 years ago
  Xianyi Zhang fbf95688d6 Added utest frame using CUnit(http://cunit.sourceforge.net/). 14 years ago
  Xianyi Zhang b8b27bec5c fixed a bug in drot whe incx or incy equals to zero. 14 years ago
  Xianyi Zhang 1e671b49f3 Did the experiment with Loongson 3A 128bit load & store instruction. 14 years ago
  Xianyi Zhang 77b7020d69 changed prefetch order. 14 years ago
  Xianyi Zhang e003b811ab load x & y contiguously in axpy. 14 years ago
  Xianyi Zhang ebe2da8474 Modified aligned size. Added additional prefetch instruction because of cache line is 32 bytes in Loongson 3A. 14 years ago
  Xianyi Zhang c0b5992fab added axpy kernel with prefetch for Loongson3A. To-Do: tuning prefetch distance & instruction order. 14 years ago
  Xianyi Zhang 376677452f Modified the unsupported instruction on Loongson3A. Closed #1 OpenBLAS could run on Loongson3A now. 14 years ago
  Xianyi Zhang cf36f136d5 Updated readme for cross compiling. 14 years ago
  Xianyi Zhang 46ce7270d9 fixed a typo. 14 years ago
  Xianyi Zhang 0597c1076f Added the configures of loongson 3a. refs #1 14 years ago
  Xianyi Zhang 5d44a08c42 Updated readme file. 14 years ago
  Xianyi Zhang 39aa892298 Added .gitignore files. 14 years ago
  Xianyi Zhang 607fd78b41 Added mailing list. 14 years ago
  Xianyi Zhang e5671535c6 Updated readme file. 14 years ago
  Xianyi Zhang 066465af5b Used the environment variable OPENBLAS_NUM_THREADS to set the number of threads in test. 14 years ago
  Xianyi Zhang e6c13e2b3c changed library name to openblas and modified environment variable. 14 years ago
  Xianyi Zhang a8e9e1ced8 Added OpenBLAS docs. 14 years ago
  Xianyi Zhang 5c9f1ebbf9 Fixed a bug when compiling dynamic ARCH x86 in GotoBLAS2. 14 years ago
  Xianyi Zhang dbf3780a6d rename documents in GotoBLAS. 14 years ago
  Xianyi Zhang 342bbc3871 Import GotoBLAS2 1.13 BSD version codes. 14 years ago