OSchip
/
OpenBLAS
Not watched
1
0
Fork 0
Code
Releases 66 Wiki evaluate Activity
Issues 0 Pull Requests 0 Datasets Model Cloudbrain HPC
You can not select more than 25 topics Topics must start with a chinese character,a letter or number, can include dashes ('-') and can be up to 35 characters long.
8348 Commits
51 Branches
78 MB
0 Download
Tree: 616cc28d82
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from '616cc28d82'
${ noResults }
OpenBLAS/Makefile.riscv64

Makefile.riscv64 774 B
Raw Normal View History

Add the support for RISC-V Vector. Change-Id: Iae7800a32f5af3903c330882cdf6f292d885f266
5 years ago
Update RISC-V Intrinsic API.
3 years ago
​
Add the support for RISC-V Vector. Change-Id: Iae7800a32f5af3903c330882cdf6f292d885f266
5 years ago
Initial version for riscv sifive x280
2 years ago
remove argument unused during compilation. fix wrong vr = VFMVVF_FLOAT(0, vl);
2 years ago
Fix merge problem; Update compiling COMMON_OPT per review comments.
2 years ago
Initial version for riscv sifive x280
2 years ago
Fix BLAS and LAPACK tests for C910V and RISCV64_ZVL256B targets * Fixed bugs in dgemm, [a]min\max, asum kernels * Added zero checks for BLAS kernels * Added dsdot implementation for RVV 0.7.1 * Fixed bugs in _vector files for C910V and RISCV64_ZVL256B targets * Added additional definitions for RISCV64_ZVL256B target
2 years ago
remove RISCV64_ZVL256B additional extentions
1 year ago
​
Fix BLAS and LAPACK tests for C910V and RISCV64_ZVL256B targets * Fixed bugs in dgemm, [a]min\max, asum kernels * Added zero checks for BLAS kernels * Added dsdot implementation for RVV 0.7.1 * Fixed bugs in _vector files for C910V and RISCV64_ZVL256B targets * Added additional definitions for RISCV64_ZVL256B target
2 years ago
[RISC-V] Add RISC-V Vector 128-bit target Current RVV x280 target depends on vlen=512-bits for Level 3 operations. Commit adds generic target that supports vlen=128-bits. New target uses the same scalable kernels as x280 for Level 1&2 operations, and autogenerated kernels for Level 3 operations. Functional correctness of Level 3 operations tested on vlen=128-bits using QEMU v8.1.1 for ctests and BLAS-Tester.
1 year ago
​
​
​
Initial version for riscv sifive x280
2 years ago
​
​
Fix merge problem; Update compiling COMMON_OPT per review comments.
2 years ago
 1234567891011121314151617181920 
  1. ifeq ($(CORE), C910V)

  2. CCOMMON_OPT += -march=rv64imafdcv0p7_zfh_xtheadc -mabi=lp64d -mtune=c920

  3. FCOMMON_OPT += -march=rv64imafdcv0p7_zfh_xtheadc -mabi=lp64d -mtune=c920 -static

  4. endif

  5. ifeq ($(CORE), x280)

  6. CCOMMON_OPT += -march=rv64imafdcv_zba_zbb_zfh_zvl512b -mabi=lp64d -ffast-math

  7. FCOMMON_OPT += -march=rv64imafdcv_zba_zbb_zfh -mabi=lp64d -static

  8. endif

  9. ifeq ($(CORE), RISCV64_ZVL256B)

  10. CCOMMON_OPT += -march=rv64imafdcv_zvl256b -mabi=lp64d

  11. FCOMMON_OPT += -march=rv64imafdcv -mabi=lp64d -static

  12. endif

  13. ifeq ($(CORE), RISCV64_ZVL128B)

  14. CCOMMON_OPT += -march=rv64imafdcv -mabi=lp64d 

  15. FCOMMON_OPT += -march=rv64imafdcv -mabi=lp64d -static

  16. endif

  17. ifeq ($(CORE), RISCV64_GENERIC)

  18. CCOMMON_OPT += -march=rv64imafdc -mabi=lp64d

  19. FCOMMON_OPT += -march=rv64imafdc -mabi=lp64d -static

  20. endif

OpenBLAS is an optimized BLAS library based on GotoBLAS2 1.13 BSD version.