|
1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975 |
- /***************************************************************************
- Copyright (c) 2013, The OpenBLAS Project
- All rights reserved.
- Redistribution and use in source and binary forms, with or without
- modification, are permitted provided that the following conditions are
- met:
- 1. Redistributions of source code must retain the above copyright
- notice, this list of conditions and the following disclaimer.
- 2. Redistributions in binary form must reproduce the above copyright
- notice, this list of conditions and the following disclaimer in
- the documentation and/or other materials provided with the
- distribution.
- 3. Neither the name of the OpenBLAS project nor the names of
- its contributors may be used to endorse or promote products
- derived from this software without specific prior written permission.
- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
- IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
- ARE DISCLAIMED. IN NO EVENT SHALL THE OPENBLAS PROJECT OR CONTRIBUTORS BE
- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
- DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
- SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
- CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
- OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE
- USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- *****************************************************************************/
-
- /**************************************************************************************
- * 2013/11/23 Saar
- * BLASTEST : OK
- * CTEST : OK
- * TEST : OK
- *
- **************************************************************************************/
-
- #define ASSEMBLER
- #include "common.h"
-
- #define STACKSIZE 252
-
- #define OLD_M r0
- #define OLD_N r1
- #define OLD_K r2
- #define OLD_A r3
- #define OLD_ALPHA d0
-
- /******************************************************
- * [fp, #-128] - [fp, #-64] is reserved
- * for store and restore of floating point
- * registers
- *******************************************************/
-
- #define KK [fp, #-240 ]
- #define KKK [fp, #-244]
- #define C [fp, #-248 ]
- #define LDC [fp, #-252 ]
- #define M [fp, #-256 ]
- #define N [fp, #-260 ]
- #define K [fp, #-264 ]
- #define A [fp, #-268 ]
-
- #define FP_ZERO [fp, #-236]
- #define FP_ZERO_0 [fp, #-236]
- #define FP_ZERO_1 [fp, #-232]
-
-
- #define ALPHA [fp, #-276 ]
-
- #if !defined(__ARM_PCS_VFP)
- #define OLD_ALPHA_SOFTFP [fp, #4]
- #define OLD_A_SOFTFP [fp, #12 ]
- #define B [fp, #16 ]
- #define OLD_C [fp, #20 ]
- #define OLD_LDC [fp, #24 ]
- #define OFFSET [fp, #28 ]
- #else
- #define B [fp, #4 ]
- #define OLD_C [fp, #8 ]
- #define OLD_LDC [fp, #12 ]
- #define OFFSET [fp, #16 ]
- #endif
-
- #define I r0
- #define J r1
- #define L r2
-
- #define AO r5
- #define BO r6
-
- #define CO1 r8
- #define CO2 r9
-
- #define K1 r7
- #define BC r12
-
- #define A_PRE 64
- #define B_PRE 64
- #define C_PRE 64
-
- /**************************************************************************************
- * Macro definitions
- **************************************************************************************/
-
- .macro INIT4x4
-
- fldd d16, FP_ZERO
- vmov.f64 d17, d16
- vmov.f64 d18, d16
- vmov.f64 d19, d16
- vmov.f64 d20, d16
- vmov.f64 d21, d16
- vmov.f64 d22, d16
- vmov.f64 d23, d16
- vmov.f64 d24, d16
- vmov.f64 d25, d16
- vmov.f64 d26, d16
- vmov.f64 d27, d16
- vmov.f64 d28, d16
- vmov.f64 d29, d16
- vmov.f64 d30, d16
- vmov.f64 d31, d16
-
- .endm
-
- .macro KERNEL4x4_I
- pld [ BO , #B_PRE ]
-
- fldd d8 , [ BO ]
-
- pld [ AO , #A_PRE ]
- vldmia.f64 AO!, { d0 - d1}
-
- fmuld d16 , d0, d8
- vldmia.f64 AO!, { d2 - d3}
- fmuld d17 , d1, d8
- fldd d9 , [ BO, #8 ]
- fmuld d18 , d2, d8
- fldd d10, [ BO, #16 ]
- fmuld d19 , d3, d8
-
- fldd d11, [ BO, #24 ]
- fmuld d20 , d0, d9
- fmuld d21 , d1, d9
- add BO , BO, #32
- fmuld d22 , d2, d9
-
- fldd d12, [ BO ]
- fmuld d23 , d3, d9
-
- fmuld d24 , d0, d10
- vldmia.f64 AO!, { d4 - d5 }
- fmuld d25 , d1, d10
- fmuld d26 , d2, d10
- vldmia.f64 AO!, { d6 - d7 }
- fmuld d27 , d3, d10
-
- fldd d13, [ BO, #8 ]
- fmuld d28 , d0, d11
- fldd d14, [ BO, #16 ]
- fmuld d29 , d1, d11
- fldd d15, [ BO, #24 ]
- fmuld d30 , d2, d11
- fmuld d31 , d3, d11
- add BO , BO, #32
-
- .endm
-
-
-
- .macro KERNEL4x4_S
- pld [ BO , #B_PRE ]
-
- fldd d8 , [ BO ]
-
- pld [ AO , #A_PRE ]
- vldmia.f64 AO!, { d0 - d1}
-
- fmacd d16 , d0, d8
- vldmia.f64 AO!, { d2 - d3}
- fmacd d17 , d1, d8
- fldd d9 , [ BO, #8 ]
- fmacd d18 , d2, d8
- fldd d10, [ BO, #16 ]
- fmacd d19 , d3, d8
-
- fldd d11, [ BO, #24 ]
- fmacd d20 , d0, d9
- fmacd d21 , d1, d9
- add BO , BO, #32
- fmacd d22 , d2, d9
-
- fldd d12, [ BO ]
- fmacd d23 , d3, d9
-
- fmacd d24 , d0, d10
- vldmia.f64 AO!, { d4 - d5 }
- fmacd d25 , d1, d10
- fmacd d26 , d2, d10
- vldmia.f64 AO!, { d6 - d7 }
- fmacd d27 , d3, d10
-
- fldd d13, [ BO, #8 ]
- fmacd d28 , d0, d11
- fldd d14, [ BO, #16 ]
- fmacd d29 , d1, d11
- fldd d15, [ BO, #24 ]
- fmacd d30 , d2, d11
- fmacd d31 , d3, d11
- add BO , BO, #32
-
- .endm
-
-
-
- .macro KERNEL4x4_M1
-
- fmacd d16 , d4, d12
- pld [ AO , #A_PRE ]
- fmacd d17 , d5, d12
- fmacd d18 , d6, d12
- pld [ BO , #B_PRE ]
- fmacd d19 , d7, d12
-
- fmacd d20 , d4, d13
- fldd d8 , [ BO ]
- fmacd d21 , d5, d13
- fmacd d22 , d6, d13
- vldmia.f64 AO!, { d0 - d1 }
- fmacd d23 , d7, d13
-
- fmacd d24 , d4, d14
- vldmia.f64 AO!, { d2 - d3 }
- fmacd d25 , d5, d14
- fldd d9 , [ BO, #8 ]
- fmacd d26 , d6, d14
- fldd d10, [ BO, #16 ]
- fmacd d27 , d7, d14
-
- fldd d11, [ BO, #24 ]
- fmacd d28 , d4, d15
- fmacd d29 , d5, d15
- fmacd d30 , d6, d15
- add BO , BO, #32
- fmacd d31 , d7, d15
-
- .endm
-
- .macro KERNEL4x4_M2
-
-
- fmacd d16 , d0, d8
- pld [ AO , #A_PRE ]
- fmacd d17 , d1, d8
- pld [ BO , #B_PRE ]
- fmacd d18 , d2, d8
- fldd d12, [ BO ]
- fmacd d19 , d3, d8
-
- fmacd d20 , d0, d9
- vldmia.f64 AO!, { d4 - d5 }
- fmacd d21 , d1, d9
- fmacd d22 , d2, d9
- vldmia.f64 AO!, { d6 - d7 }
- fmacd d23 , d3, d9
-
- fmacd d24 , d0, d10
- fmacd d25 , d1, d10
- fmacd d26 , d2, d10
- fmacd d27 , d3, d10
-
- fldd d13, [ BO, #8 ]
- fmacd d28 , d0, d11
- fldd d14, [ BO, #16 ]
- fmacd d29 , d1, d11
- fldd d15, [ BO, #24 ]
- fmacd d30 , d2, d11
- fmacd d31 , d3, d11
- add BO , BO, #32
-
- .endm
-
-
- .macro KERNEL4x4_E
-
- fmacd d16 , d4, d12
- pld [ AO , #A_PRE ]
- fmacd d17 , d5, d12
- fmacd d18 , d6, d12
- pld [ BO , #B_PRE ]
- fmacd d19 , d7, d12
-
- fmacd d20 , d4, d13
- fmacd d21 , d5, d13
- fmacd d22 , d6, d13
- fmacd d23 , d7, d13
-
- fmacd d24 , d4, d14
- fmacd d25 , d5, d14
- fmacd d26 , d6, d14
- fmacd d27 , d7, d14
-
- fmacd d28 , d4, d15
- fmacd d29 , d5, d15
- fmacd d30 , d6, d15
- fmacd d31 , d7, d15
-
- .endm
-
-
-
-
- .macro KERNEL4x4_SUB
- pld [ BO , #B_PRE ]
- pld [ AO , #A_PRE ]
-
- fldd d8 , [ BO ]
-
- fldd d0 , [ AO ]
- fldd d1 , [ AO, #8 ]
- fldd d2 , [ AO, #16 ]
- fldd d3 , [ AO, #24 ]
-
- fmacd d16 , d0, d8
- fldd d9 , [ BO, #8 ]
- fmacd d17 , d1, d8
- fldd d10, [ BO, #16 ]
- fmacd d18 , d2, d8
- fldd d11, [ BO, #24 ]
- fmacd d19 , d3, d8
-
- fmacd d20 , d0, d9
- fmacd d21 , d1, d9
- fmacd d22 , d2, d9
- fmacd d23 , d3, d9
-
- fmacd d24 , d0, d10
- fmacd d25 , d1, d10
- fmacd d26 , d2, d10
- fmacd d27 , d3, d10
-
- fmacd d28 , d0, d11
- fmacd d29 , d1, d11
- add AO , AO, #32
- fmacd d30 , d2, d11
- add BO , BO, #32
- fmacd d31 , d3, d11
-
- .endm
-
- .macro SAVE4x4
-
- ldr r3 , LDC
- add CO2 , CO1, r3
- fldd d0, ALPHA
- add r4 , CO2, r3
-
-
- fmuld d8 , d0 , d16
- fmuld d9 , d0 , d17
- fmuld d10, d0 , d18
- fmuld d11, d0 , d19
-
- fmuld d12, d0 , d20
- fstd d8 , [CO1]
- fmuld d13, d0 , d21
- fstd d9 , [CO1, #8 ]
- fmuld d14, d0 , d22
- fstd d10, [CO1, #16 ]
- fmuld d15, d0 , d23
- fstd d11, [CO1, #24 ]
-
-
- fmuld d8 , d0 , d24
- fstd d12, [CO2]
- fmuld d9 , d0 , d25
- fstd d13, [CO2, #8 ]
- fmuld d10, d0 , d26
- fstd d14, [CO2, #16 ]
- fmuld d11, d0 , d27
- fstd d15, [CO2, #24 ]
-
- add CO2, r4 , r3
-
- fstd d8 , [r4 ]
- fmuld d12, d0 , d28
- fstd d9 , [r4 , #8 ]
- fmuld d13, d0 , d29
- fstd d10, [r4 , #16 ]
- fmuld d14, d0 , d30
- fstd d11, [r4 , #24 ]
- fmuld d15, d0 , d31
-
- vstmia.f64 CO2, { d12 - d15 }
-
- add CO1, CO1, #32
-
- .endm
-
- /******************************************************************************/
-
- .macro INIT2x4
-
- fldd d16, FP_ZERO
- vmov.f64 d17, d16
- vmov.f64 d20, d16
- vmov.f64 d21, d16
- vmov.f64 d24, d16
- vmov.f64 d25, d16
- vmov.f64 d28, d16
- vmov.f64 d29, d16
-
- .endm
-
-
-
- .macro KERNEL2x4_SUB
-
- fldd d8 , [ BO ]
- fldd d9 , [ BO, #8 ]
- fldd d10, [ BO, #16 ]
- fldd d11, [ BO, #24 ]
-
- fldd d0 , [ AO ]
- fldd d1 , [ AO, #8 ]
-
- fmacd d16 , d0, d8
- fmacd d17 , d1, d8
-
- fmacd d20 , d0, d9
- fmacd d21 , d1, d9
-
- fmacd d24 , d0, d10
- fmacd d25 , d1, d10
-
- fmacd d28 , d0, d11
- fmacd d29 , d1, d11
- add AO , AO, #16
- add BO , BO, #32
-
- .endm
-
- .macro SAVE2x4
-
- ldr r3 , LDC
- add CO2 , CO1, r3
- add r4 , CO2, r3
-
- fldd d0, ALPHA
-
- fmuld d8 , d0 , d16
- fmuld d9 , d0 , d17
-
- fstd d8 , [CO1]
- fstd d9 , [CO1, #8 ]
-
- fmuld d12, d0 , d20
- fmuld d13, d0 , d21
-
- fstd d12, [CO2]
- fstd d13, [CO2, #8 ]
-
- fmuld d8 , d0 , d24
- fmuld d9 , d0 , d25
-
- fstd d8 , [r4 ]
- fstd d9 , [r4 , #8 ]
-
- add CO2, r4 , r3
-
- fmuld d12, d0 , d28
- fmuld d13, d0 , d29
-
- fstd d12, [CO2]
- fstd d13, [CO2, #8 ]
-
- add CO1, CO1, #16
-
- .endm
-
-
- /******************************************************************************/
-
- .macro INIT1x4
-
- fldd d16, FP_ZERO
- vmov.f64 d20, d16
- vmov.f64 d24, d16
- vmov.f64 d28, d16
-
- .endm
-
-
-
- .macro KERNEL1x4_SUB
-
- fldd d8 , [ BO ]
- fldd d9 , [ BO, #8 ]
- fldd d10, [ BO, #16 ]
- fldd d11, [ BO, #24 ]
-
- fldd d0 , [ AO ]
-
- fmacd d16 , d0, d8
- fmacd d20 , d0, d9
- fmacd d24 , d0, d10
- fmacd d28 , d0, d11
-
- add AO , AO, #8
- add BO , BO, #32
-
- .endm
-
- .macro SAVE1x4
-
- ldr r3 , LDC
- add CO2 , CO1, r3
- add r4 , CO2, r3
-
- fldd d0, ALPHA
-
- fmuld d8 , d0 , d16
- fstd d8 , [CO1]
-
- fmuld d12, d0 , d20
- fstd d12, [CO2]
-
- fmuld d8 , d0 , d24
- fstd d8 , [r4 ]
-
- add CO2, r4 , r3
-
- fmuld d12, d0 , d28
- fstd d12, [CO2]
-
- add CO1, CO1, #8
-
- .endm
-
- /******************************************************************************/
- /******************************************************************************/
-
- .macro INIT4x2
-
- fldd d16, FP_ZERO
- vmov.f64 d17, d16
- vmov.f64 d18, d16
- vmov.f64 d19, d16
- vmov.f64 d20, d16
- vmov.f64 d21, d16
- vmov.f64 d22, d16
- vmov.f64 d23, d16
-
- .endm
-
-
-
- .macro KERNEL4x2_SUB
-
- fldd d8 , [ BO ]
- fldd d9 , [ BO, #8 ]
-
- fldd d0 , [ AO ]
- fldd d1 , [ AO, #8 ]
- fldd d2 , [ AO, #16 ]
- fldd d3 , [ AO, #24 ]
-
- fmacd d16 , d0, d8
- fmacd d17 , d1, d8
- fmacd d18 , d2, d8
- fmacd d19 , d3, d8
-
- fmacd d20 , d0, d9
- fmacd d21 , d1, d9
- fmacd d22 , d2, d9
- fmacd d23 , d3, d9
-
- add AO , AO, #32
- add BO , BO, #16
-
- .endm
-
- .macro SAVE4x2
-
- ldr r3 , LDC
- add CO2 , CO1, r3
-
- fldd d0, ALPHA
-
- fmuld d8 , d0 , d16
- fmuld d9 , d0 , d17
- fmuld d10, d0 , d18
- fmuld d11, d0 , d19
-
- fstd d8 , [CO1]
- fstd d9 , [CO1, #8 ]
- fstd d10, [CO1, #16 ]
- fstd d11, [CO1, #24 ]
-
- fmuld d12, d0 , d20
- fmuld d13, d0 , d21
- fmuld d14, d0 , d22
- fmuld d15, d0 , d23
-
- fstd d12, [CO2]
- fstd d13, [CO2, #8 ]
- fstd d14, [CO2, #16 ]
- fstd d15, [CO2, #24 ]
-
- add CO1, CO1, #32
-
- .endm
-
-
- /******************************************************************************/
-
- .macro INIT2x2
-
- fldd d16, FP_ZERO
- vmov.f64 d17, d16
- vmov.f64 d20, d16
- vmov.f64 d21, d16
-
- .endm
-
-
-
- .macro KERNEL2x2_SUB
-
- fldd d8 , [ BO ]
- fldd d9 , [ BO, #8 ]
-
- fldd d0 , [ AO ]
- fldd d1 , [ AO, #8 ]
-
- fmacd d16 , d0, d8
- fmacd d17 , d1, d8
-
- fmacd d20 , d0, d9
- fmacd d21 , d1, d9
-
- add AO , AO, #16
- add BO , BO, #16
-
- .endm
-
- .macro SAVE2x2
-
- ldr r3 , LDC
- add CO2 , CO1, r3
-
- fldd d0, ALPHA
-
- fmuld d8 , d0 , d16
- fmuld d9 , d0 , d17
-
- fstd d8 , [CO1]
- fstd d9 , [CO1, #8 ]
-
- fmuld d12, d0 , d20
- fmuld d13, d0 , d21
-
- fstd d12, [CO2]
- fstd d13, [CO2, #8 ]
-
- add CO1, CO1, #16
-
- .endm
-
- /******************************************************************************/
-
- .macro INIT1x2
-
- fldd d16, FP_ZERO
- vmov.f64 d20, d16
-
- .endm
-
-
-
- .macro KERNEL1x2_SUB
-
- fldd d8 , [ BO ]
- fldd d9 , [ BO, #8 ]
-
- fldd d0 , [ AO ]
- fmacd d16 , d0, d8
- fmacd d20 , d0, d9
-
- add AO , AO, #8
- add BO , BO, #16
-
- .endm
-
- .macro SAVE1x2
-
- ldr r3 , LDC
- add CO2 , CO1, r3
-
- fldd d0, ALPHA
-
- fmuld d8 , d0 , d16
- fstd d8 , [CO1]
-
- fmuld d12, d0 , d20
- fstd d12, [CO2]
-
- add CO1, CO1, #8
-
- .endm
-
- /******************************************************************************/
- /******************************************************************************/
-
- .macro INIT4x1
-
- fldd d16, FP_ZERO
- vmov.f64 d17, d16
- vmov.f64 d18, d16
- vmov.f64 d19, d16
-
- .endm
-
-
-
- .macro KERNEL4x1_SUB
-
- fldd d8 , [ BO ]
-
- fldd d0 , [ AO ]
- fldd d1 , [ AO, #8 ]
- fldd d2 , [ AO, #16 ]
- fldd d3 , [ AO, #24 ]
-
- fmacd d16 , d0, d8
- fmacd d17 , d1, d8
- fmacd d18 , d2, d8
- fmacd d19 , d3, d8
-
- add AO , AO, #32
- add BO , BO, #8
-
- .endm
-
- .macro SAVE4x1
-
-
- fldd d0, ALPHA
-
- fmuld d8 , d0 , d16
- fmuld d9 , d0 , d17
- fmuld d10, d0 , d18
- fmuld d11, d0 , d19
-
- fstd d8 , [CO1]
- fstd d9 , [CO1, #8 ]
- fstd d10, [CO1, #16 ]
- fstd d11, [CO1, #24 ]
-
- add CO1, CO1, #32
-
- .endm
-
-
-
-
- /******************************************************************************/
-
- .macro INIT2x1
-
- fldd d16, FP_ZERO
- vmov.f64 d17, d16
-
- .endm
-
-
-
- .macro KERNEL2x1_SUB
-
- fldd d8 , [ BO ]
-
- fldd d0 , [ AO ]
- fldd d1 , [ AO, #8 ]
-
- fmacd d16 , d0, d8
- fmacd d17 , d1, d8
-
- add AO , AO, #16
- add BO , BO, #8
-
- .endm
-
- .macro SAVE2x1
-
-
- fldd d0, ALPHA
-
- fmuld d8 , d0 , d16
- fmuld d9 , d0 , d17
-
- fstd d8 , [CO1]
- fstd d9 , [CO1, #8 ]
-
- add CO1, CO1, #16
-
- .endm
-
- /******************************************************************************/
-
- .macro INIT1x1
-
- fldd d16, FP_ZERO
-
- .endm
-
-
-
- .macro KERNEL1x1_SUB
-
- fldd d8 , [ BO ]
-
- fldd d0 , [ AO ]
-
- fmacd d16 , d0, d8
-
- add AO , AO, #8
- add BO , BO, #8
-
- .endm
-
- .macro SAVE1x1
-
-
- fldd d0, ALPHA
-
- fmuld d8 , d0 , d16
- fstd d8 , [CO1]
-
- add CO1, CO1, #8
-
- .endm
-
-
-
-
-
- /**************************************************************************************
- * End of macro definitions
- **************************************************************************************/
-
- PROLOGUE
-
- .align 5
-
- push {r4 - r9, fp}
- add fp, sp, #24
- sub sp, sp, #STACKSIZE // reserve stack
-
- #if !defined(__ARM_PCS_VFP)
- vldr OLD_ALPHA, OLD_ALPHA_SOFTFP
- ldr OLD_A, OLD_A_SOFTFP
- #endif
- str OLD_M, M
- str OLD_N, N
- str OLD_K, K
- str OLD_A, A
- vstr OLD_ALPHA, ALPHA
-
- sub r3, fp, #128
- vstm r3, { d8 - d15} // store floating point registers
-
- movs r4, #0
- str r4, FP_ZERO
- str r4, FP_ZERO_1
-
- ldr r3, OLD_LDC
- lsl r3, r3, #3 // ldc = ldc * 8
- str r3, LDC
-
- ldr r3, OLD_C
- str r3, C
-
- ldr BC, B
-
- ldr r3, OFFSET
- #ifndef LEFT
- neg r3 , r3
- #endif
- str r3 , KK
-
- ldr J, N
- asrs J, J, #2 // J = J / 4
- ble _L2_BEGIN
-
- _L4_BEGIN:
-
- ldr CO1, C // CO1 = C
- ldr r4 , LDC
- lsl r4 , r4 , #2 // LDC * 4
- add r3 , r4, CO1
- str r3 , C // store C
-
- #if defined(LEFT)
- ldr r3 , OFFSET
- str r3 , KK
- #endif
-
-
- ldr AO, A // AO = A
- pld [AO , #A_PRE-64]
- pld [AO , #A_PRE-32]
-
-
-
- _L4_M4_BEGIN:
-
- ldr I, M
- asrs I, I, #2 // I = I / 4
- ble _L4_M2_BEGIN
-
- _L4_M4_20:
-
- #if (defined(LEFT) && defined(TRANSA)) || \
- (!defined(LEFT) && !defined(TRANSA))
-
- mov BO, BC
- #else
- mov BO, BC
- ldr r3 , KK
- lsls r4 , r3 , #5 // 4 double values
- add BO , BO , r4
- lsls r4 , r3 , #5 // 4 double values
- add AO , AO , r4
-
- #endif
-
- #ifndef TRMMKERNEL
- ldr L , K
- #elif (defined(LEFT) && !defined(TRANSA)) || (!defined(LEFT) && defined(TRANSA))
- ldr L , K
- ldr r3, KK
- sub L , L, r3
- str L , KKK
- #else
- ldr L , KK
- #ifdef LEFT
- add L , L , #4 // number of values in AO
- #else
- add L , L , #4 // number of values in BO
- #endif
- str L , KKK
- #endif
-
- mov K1, L
- asrs L , K1, #5 // L = L / 8
- ble _L4_M4_40
- .align 5
-
-
-
- KERNEL4x4_I
- KERNEL4x4_M1
- KERNEL4x4_M2
- KERNEL4x4_M1
-
- KERNEL4x4_M2
- KERNEL4x4_M1
- KERNEL4x4_M2
- KERNEL4x4_M1
-
- KERNEL4x4_M2
- KERNEL4x4_M1
- KERNEL4x4_M2
- KERNEL4x4_M1
-
- KERNEL4x4_M2
- KERNEL4x4_M1
- KERNEL4x4_M2
- KERNEL4x4_M1
-
-
- KERNEL4x4_M2
- KERNEL4x4_M1
- KERNEL4x4_M2
- KERNEL4x4_M1
-
- KERNEL4x4_M2
- KERNEL4x4_M1
- KERNEL4x4_M2
- KERNEL4x4_M1
-
- KERNEL4x4_M2
- KERNEL4x4_M1
- KERNEL4x4_M2
- KERNEL4x4_M1
-
- KERNEL4x4_M2
- KERNEL4x4_M1
- KERNEL4x4_M2
- KERNEL4x4_E
-
- subs L, L, #1
- ble _L4_M4_41
-
- _L4_M4_22:
-
- KERNEL4x4_S
- KERNEL4x4_M1
- KERNEL4x4_M2
- KERNEL4x4_M1
-
- KERNEL4x4_M2
- KERNEL4x4_M1
- KERNEL4x4_M2
- KERNEL4x4_M1
-
- KERNEL4x4_M2
- KERNEL4x4_M1
- KERNEL4x4_M2
- KERNEL4x4_M1
-
- KERNEL4x4_M2
- KERNEL4x4_M1
- KERNEL4x4_M2
- KERNEL4x4_M1
-
-
- KERNEL4x4_M2
- KERNEL4x4_M1
- KERNEL4x4_M2
- KERNEL4x4_M1
-
- KERNEL4x4_M2
- KERNEL4x4_M1
- KERNEL4x4_M2
- KERNEL4x4_M1
-
- KERNEL4x4_M2
- KERNEL4x4_M1
- KERNEL4x4_M2
- KERNEL4x4_M1
-
- KERNEL4x4_M2
- KERNEL4x4_M1
- KERNEL4x4_M2
- KERNEL4x4_E
-
- subs L, L, #1
- ble _L4_M4_41
-
- b _L4_M4_22
-
-
- _L4_M4_40:
-
- INIT4x4
-
- _L4_M4_41:
-
- ands L , K1, #31 // L = L % 8
- ble _L4_M4_100
-
- _L4_M4_42:
-
- KERNEL4x4_SUB
-
- subs L, L, #1
- bgt _L4_M4_42
-
- _L4_M4_100:
-
- SAVE4x4
-
-
- #if (defined(LEFT) && defined(TRANSA)) || \
- (!defined(LEFT) && !defined(TRANSA))
- ldr r3 , K
- ldr r4 , KKK
- sub r3 , r3 , r4
- lsls r4 , r3 , #5 // 4 double values
- add BO , BO , r4
- lsls r4 , r3 , #5 // 4 double values
- add AO , AO , r4
- #endif
-
- #if defined(LEFT)
- ldr r3 , KK
- add r3 , r3 , #4 // number of values in AO
- str r3 , KK
- #endif
-
-
- _L4_M4_END:
-
- subs I, I, #1
- bgt _L4_M4_20
-
-
- _L4_M2_BEGIN:
-
- ldr I, M
- tst I , #3
- ble _L4_END
-
- tst I, #2 // I = I / 2
- ble _L4_M1_BEGIN
-
- _L4_M2_20:
-
- INIT2x4
-
- #if (defined(LEFT) && defined(TRANSA)) || \
- (!defined(LEFT) && !defined(TRANSA))
-
- mov BO, BC
- #else
- mov BO, BC
- ldr r3 , KK
- lsls r4 , r3 , #5 // 4 double values
- add BO , BO , r4
- lsls r4 , r3 , #4 // 2 double values
- add AO , AO , r4
-
- #endif
-
- #ifndef TRMMKERNEL
- ldr L , K
- #elif (defined(LEFT) && !defined(TRANSA)) || (!defined(LEFT) && defined(TRANSA))
- ldr L , K
- ldr r3, KK
- sub L , L, r3
- str L , KKK
- #else
- ldr L , KK
- #ifdef LEFT
- add L , L , #2 // number of values in AO
- #else
- add L , L , #4 // number of values in BO
- #endif
- str L , KKK
- #endif
-
- mov K1, L
- asrs L , K1, #3 // L = L / 8
- ble _L4_M2_40
-
- _L4_M2_22:
-
- KERNEL2x4_SUB
- KERNEL2x4_SUB
- KERNEL2x4_SUB
- KERNEL2x4_SUB
-
- KERNEL2x4_SUB
- KERNEL2x4_SUB
- KERNEL2x4_SUB
- KERNEL2x4_SUB
-
- subs L, L, #1
- bgt _L4_M2_22
-
-
- _L4_M2_40:
-
- ands L , K1, #7 // L = L % 8
- ble _L4_M2_100
-
- _L4_M2_42:
-
- KERNEL2x4_SUB
-
- subs L, L, #1
- bgt _L4_M2_42
-
- _L4_M2_100:
-
- SAVE2x4
-
- #if (defined(LEFT) && defined(TRANSA)) || \
- (!defined(LEFT) && !defined(TRANSA))
- ldr r3 , K
- ldr r4 , KKK
- sub r3 , r3 , r4
- lsls r4 , r3 , #5 // 4 double values
- add BO , BO , r4
- lsls r4 , r3 , #4 // 2 double values
- add AO , AO , r4
- #endif
-
- #if defined(LEFT)
- ldr r3 , KK
- add r3 , r3 , #2 // number of values in AO
- str r3 , KK
- #endif
-
-
- _L4_M2_END:
-
-
- _L4_M1_BEGIN:
-
- tst I, #1 // I = I % 2
- ble _L4_END
-
- _L4_M1_20:
-
- INIT1x4
-
- #if (defined(LEFT) && defined(TRANSA)) || \
- (!defined(LEFT) && !defined(TRANSA))
-
- mov BO, BC
- #else
- mov BO, BC
- ldr r3 , KK
- lsls r4 , r3 , #5 // 4 double values
- add BO , BO , r4
- lsls r4 , r3 , #3 // 1 double value
- add AO , AO , r4
-
- #endif
-
- #ifndef TRMMKERNEL
- ldr L , K
- #elif (defined(LEFT) && !defined(TRANSA)) || (!defined(LEFT) && defined(TRANSA))
- ldr L , K
- ldr r3, KK
- sub L , L, r3
- str L , KKK
- #else
- ldr L , KK
- #ifdef LEFT
- add L , L , #1 // number of values in AO
- #else
- add L , L , #4 // number of values in BO
- #endif
- str L , KKK
- #endif
-
- mov K1, L
- asrs L , K1, #3 // L = L / 8
- ble _L4_M1_40
-
- _L4_M1_22:
- KERNEL1x4_SUB
- KERNEL1x4_SUB
- KERNEL1x4_SUB
- KERNEL1x4_SUB
-
- KERNEL1x4_SUB
- KERNEL1x4_SUB
- KERNEL1x4_SUB
- KERNEL1x4_SUB
-
- subs L, L, #1
- bgt _L4_M1_22
-
-
- _L4_M1_40:
-
- ands L , K1, #7 // L = L % 8
- ble _L4_M1_100
-
- _L4_M1_42:
-
- KERNEL1x4_SUB
-
- subs L, L, #1
- bgt _L4_M1_42
-
- _L4_M1_100:
-
- SAVE1x4
-
- #if (defined(LEFT) && defined(TRANSA)) || \
- (!defined(LEFT) && !defined(TRANSA))
- ldr r3 , K
- ldr r4 , KKK
- sub r3 , r3 , r4
- lsls r4 , r3 , #5 // 4 double values
- add BO , BO , r4
- lsls r4 , r3 , #3 // 1 double value
- add AO , AO , r4
- #endif
-
- #if defined(LEFT)
- ldr r3 , KK
- add r3 , r3 , #1 // number of values in AO
- str r3 , KK
- #endif
-
-
-
- _L4_END:
-
- mov r3, BC
- ldr r4, K
- lsl r4, r4, #5 // k * 4 * 8
- add r3, r3, r4 // B = B + K * 4 * 8
- mov BC, r3
-
- #if !defined(LEFT)
- ldr r3 , KK
- add r3 , r3 , #4 // number of values in BO
- str r3 , KK
- #endif
-
- subs J , #1 // j--
- bgt _L4_BEGIN
-
-
-
- /*********************************************************************************************/
-
- _L2_BEGIN:
-
- ldr J , N
- tst J , #3
- ble _L999
-
- tst J , #2
- ble _L1_BEGIN
-
- ldr CO1, C // CO1 = C
- ldr r4 , LDC
- lsl r4 , r4 , #1 // LDC * 2
- add r3 , r4, CO1
- str r3 , C // store C
-
- #if defined(LEFT)
- ldr r3 , OFFSET
- str r3 , KK
- #endif
-
- ldr AO, A // AO = A
- //pld [AO , #A_PRE-96]
- //pld [AO , #A_PRE-64]
- //pld [AO , #A_PRE-32]
-
-
-
- _L2_M4_BEGIN:
-
- ldr I, M
- asrs I, I, #2 // I = I / 4
- ble _L2_M2_BEGIN
-
- _L2_M4_20:
-
- INIT4x2
-
- #if (defined(LEFT) && defined(TRANSA)) || \
- (!defined(LEFT) && !defined(TRANSA))
-
- mov BO, BC
- #else
- mov BO, BC
- ldr r3 , KK
- lsls r4 , r3 , #4 // 2 double values
- add BO , BO , r4
- lsls r4 , r3 , #5 // 4 double values
- add AO , AO , r4
-
- #endif
-
- #ifndef TRMMKERNEL
- ldr L , K
- #elif (defined(LEFT) && !defined(TRANSA)) || (!defined(LEFT) && defined(TRANSA))
- ldr L , K
- ldr r3, KK
- sub L , L, r3
- str L , KKK
- #else
- ldr L , KK
- #ifdef LEFT
- add L , L , #4 // number of values in AO
- #else
- add L , L , #2 // number of values in BO
- #endif
- str L , KKK
- #endif
-
- mov K1, L
- asrs L , K1, #3 // L = L / 8
- ble _L2_M4_40
- .align 5
-
- _L2_M4_22:
- KERNEL4x2_SUB
- KERNEL4x2_SUB
- KERNEL4x2_SUB
- KERNEL4x2_SUB
-
- KERNEL4x2_SUB
- KERNEL4x2_SUB
- KERNEL4x2_SUB
- KERNEL4x2_SUB
-
- subs L, L, #1
- bgt _L2_M4_22
-
-
- _L2_M4_40:
-
- ands L , K1, #7 // L = L % 8
- ble _L2_M4_100
-
- _L2_M4_42:
-
- KERNEL4x2_SUB
-
- subs L, L, #1
- bgt _L2_M4_42
-
- _L2_M4_100:
-
- SAVE4x2
-
- #if (defined(LEFT) && defined(TRANSA)) || \
- (!defined(LEFT) && !defined(TRANSA))
- ldr r3 , K
- ldr r4 , KKK
- sub r3 , r3 , r4
- lsls r4 , r3 , #4 // 2 double values
- add BO , BO , r4
- lsls r4 , r3 , #5 // 4 double values
- add AO , AO , r4
- #endif
-
- #if defined(LEFT)
- ldr r3 , KK
- add r3 , r3 , #4 // number of values in AO
- str r3 , KK
- #endif
-
-
-
- _L2_M4_END:
-
- subs I, I, #1
- bgt _L2_M4_20
-
-
- _L2_M2_BEGIN:
-
- ldr I, M
- tst I , #3
- ble _L2_END
-
- tst I, #2 // I = I / 2
- ble _L2_M1_BEGIN
-
- _L2_M2_20:
-
- INIT2x2
-
- #if (defined(LEFT) && defined(TRANSA)) || \
- (!defined(LEFT) && !defined(TRANSA))
-
- mov BO, BC
- #else
- mov BO, BC
- ldr r3 , KK
- lsls r4 , r3 , #4 // 2 double values
- add BO , BO , r4
- lsls r4 , r3 , #4 // 2 double values
- add AO , AO , r4
-
- #endif
-
- #ifndef TRMMKERNEL
- ldr L , K
- #elif (defined(LEFT) && !defined(TRANSA)) || (!defined(LEFT) && defined(TRANSA))
- ldr L , K
- ldr r3, KK
- sub L , L, r3
- str L , KKK
- #else
- ldr L , KK
- #ifdef LEFT
- add L , L , #2 // number of values in AO
- #else
- add L , L , #2 // number of values in BO
- #endif
- str L , KKK
- #endif
-
- mov K1, L
- asrs L , K1, #3 // L = L / 8
- ble _L2_M2_40
-
- _L2_M2_22:
-
- KERNEL2x2_SUB
- KERNEL2x2_SUB
- KERNEL2x2_SUB
- KERNEL2x2_SUB
-
- KERNEL2x2_SUB
- KERNEL2x2_SUB
- KERNEL2x2_SUB
- KERNEL2x2_SUB
-
- subs L, L, #1
- bgt _L2_M2_22
-
-
- _L2_M2_40:
-
- ands L , K1, #7 // L = L % 8
- ble _L2_M2_100
-
- _L2_M2_42:
-
- KERNEL2x2_SUB
-
- subs L, L, #1
- bgt _L2_M2_42
-
- _L2_M2_100:
-
- SAVE2x2
-
- #if (defined(LEFT) && defined(TRANSA)) || \
- (!defined(LEFT) && !defined(TRANSA))
- ldr r3 , K
- ldr r4 , KKK
- sub r3 , r3 , r4
- lsls r4 , r3 , #4 // 2 double values
- add BO , BO , r4
- lsls r4 , r3 , #4 // 2 double values
- add AO , AO , r4
- #endif
-
- #if defined(LEFT)
- ldr r3 , KK
- add r3 , r3 , #2 // number of values in AO
- str r3 , KK
- #endif
-
-
-
- _L2_M2_END:
-
-
- _L2_M1_BEGIN:
-
- tst I, #1 // I = I % 2
- ble _L2_END
-
- _L2_M1_20:
-
- INIT1x2
-
- #if (defined(LEFT) && defined(TRANSA)) || \
- (!defined(LEFT) && !defined(TRANSA))
-
- mov BO, BC
- #else
- mov BO, BC
- ldr r3 , KK
- lsls r4 , r3 , #4 // 2 double values
- add BO , BO , r4
- lsls r4 , r3 , #3 // 1 double value
- add AO , AO , r4
-
- #endif
-
- #ifndef TRMMKERNEL
- ldr L , K
- #elif (defined(LEFT) && !defined(TRANSA)) || (!defined(LEFT) && defined(TRANSA))
- ldr L , K
- ldr r3, KK
- sub L , L, r3
- str L , KKK
- #else
- ldr L , KK
- #ifdef LEFT
- add L , L , #1 // number of values in AO
- #else
- add L , L , #2 // number of values in BO
- #endif
- str L , KKK
- #endif
-
- mov K1, L
- asrs L , K1, #3 // L = L / 8
- ble _L2_M1_40
-
- _L2_M1_22:
- KERNEL1x2_SUB
- KERNEL1x2_SUB
- KERNEL1x2_SUB
- KERNEL1x2_SUB
-
- KERNEL1x2_SUB
- KERNEL1x2_SUB
- KERNEL1x2_SUB
- KERNEL1x2_SUB
-
- subs L, L, #1
- bgt _L2_M1_22
-
-
- _L2_M1_40:
-
- ands L , K1, #7 // L = L % 8
- ble _L2_M1_100
-
- _L2_M1_42:
-
- KERNEL1x2_SUB
-
- subs L, L, #1
- bgt _L2_M1_42
-
- _L2_M1_100:
-
- SAVE1x2
-
- #if (defined(LEFT) && defined(TRANSA)) || \
- (!defined(LEFT) && !defined(TRANSA))
- ldr r3 , K
- ldr r4 , KKK
- sub r3 , r3 , r4
- lsls r4 , r3 , #4 // 2 double values
- add BO , BO , r4
- lsls r4 , r3 , #3 // 1 double value
- add AO , AO , r4
- #endif
-
- #if defined(LEFT)
- ldr r3 , KK
- add r3 , r3 , #1 // number of values in AO
- str r3 , KK
- #endif
-
-
-
-
- _L2_END:
-
- mov r3, BC
- ldr r4, K
- lsl r4, r4, #4 // k * 2 * 8
- add r3, r3, r4 // B = B + K * 2 * 8
- mov BC, r3
-
- #if !defined(LEFT)
- ldr r3 , KK
- add r3 , r3 , #2 // number of values in BO
- str r3 , KK
- #endif
-
-
- /*********************************************************************************************/
-
- _L1_BEGIN:
-
- ldr J , N
- tst J , #1
- ble _L999
-
-
- ldr CO1, C // CO1 = C
- ldr r4 , LDC
- add r3 , r4, CO1
- str r3 , C // store C
-
- #if defined(LEFT)
- ldr r3 , OFFSET
- str r3 , KK
- #endif
-
- ldr AO, A // AO = A
- //pld [AO , #A_PRE-96]
- //pld [AO , #A_PRE-64]
- //pld [AO , #A_PRE-32]
-
-
-
- _L1_M4_BEGIN:
-
- ldr I, M
- asrs I, I, #2 // I = I / 4
- ble _L1_M2_BEGIN
-
- _L1_M4_20:
-
- INIT4x1
-
- #if (defined(LEFT) && defined(TRANSA)) || \
- (!defined(LEFT) && !defined(TRANSA))
-
- mov BO, BC
- #else
- mov BO, BC
- ldr r3 , KK
- lsls r4 , r3 , #3 // 1 double value
- add BO , BO , r4
- lsls r4 , r3 , #5 // 4 double values
- add AO , AO , r4
-
- #endif
-
- #ifndef TRMMKERNEL
- ldr L , K
- #elif (defined(LEFT) && !defined(TRANSA)) || (!defined(LEFT) && defined(TRANSA))
- ldr L , K
- ldr r3, KK
- sub L , L, r3
- str L , KKK
- #else
- ldr L , KK
- #ifdef LEFT
- add L , L , #4 // number of values in AO
- #else
- add L , L , #1 // number of values in BO
- #endif
- str L , KKK
- #endif
-
- mov K1, L
- asrs L , K1, #3 // L = L / 8
- ble _L1_M4_40
- .align 5
-
- _L1_M4_22:
- KERNEL4x1_SUB
- KERNEL4x1_SUB
- KERNEL4x1_SUB
- KERNEL4x1_SUB
-
- KERNEL4x1_SUB
- KERNEL4x1_SUB
- KERNEL4x1_SUB
- KERNEL4x1_SUB
-
- subs L, L, #1
- bgt _L1_M4_22
-
-
- _L1_M4_40:
-
- ands L , K1, #7 // L = L % 8
- ble _L1_M4_100
-
- _L1_M4_42:
-
- KERNEL4x1_SUB
-
- subs L, L, #1
- bgt _L1_M4_42
-
- _L1_M4_100:
-
- SAVE4x1
-
- #if (defined(LEFT) && defined(TRANSA)) || \
- (!defined(LEFT) && !defined(TRANSA))
- ldr r3 , K
- ldr r4 , KKK
- sub r3 , r3 , r4
- lsls r4 , r3 , #3 // 1 double value
- add BO , BO , r4
- lsls r4 , r3 , #5 // 4 double values
- add AO , AO , r4
- #endif
-
- #if defined(LEFT)
- ldr r3 , KK
- add r3 , r3 , #4 // number of values in AO
- str r3 , KK
- #endif
-
-
-
- _L1_M4_END:
-
- subs I, I, #1
- bgt _L1_M4_20
-
-
- _L1_M2_BEGIN:
-
- ldr I, M
- tst I , #3
- ble _L1_END
-
- tst I, #2 // I = I / 2
- ble _L1_M1_BEGIN
-
- _L1_M2_20:
-
- INIT2x1
-
- #if (defined(LEFT) && defined(TRANSA)) || \
- (!defined(LEFT) && !defined(TRANSA))
-
- mov BO, BC
- #else
- mov BO, BC
- ldr r3 , KK
- lsls r4 , r3 , #3 // 1 double value
- add BO , BO , r4
- lsls r4 , r3 , #4 // 2 double values
- add AO , AO , r4
-
- #endif
-
- #ifndef TRMMKERNEL
- ldr L , K
- #elif (defined(LEFT) && !defined(TRANSA)) || (!defined(LEFT) && defined(TRANSA))
- ldr L , K
- ldr r3, KK
- sub L , L, r3
- str L , KKK
- #else
- ldr L , KK
- #ifdef LEFT
- add L , L , #2 // number of values in AO
- #else
- add L , L , #1 // number of values in BO
- #endif
- str L , KKK
- #endif
-
- mov K1, L
- asrs L , K1, #3 // L = L / 8
- ble _L1_M2_40
-
- _L1_M2_22:
-
- KERNEL2x1_SUB
- KERNEL2x1_SUB
- KERNEL2x1_SUB
- KERNEL2x1_SUB
-
- KERNEL2x1_SUB
- KERNEL2x1_SUB
- KERNEL2x1_SUB
- KERNEL2x1_SUB
-
- subs L, L, #1
- bgt _L1_M2_22
-
-
- _L1_M2_40:
-
- ands L , K1, #7 // L = L % 8
- ble _L1_M2_100
-
- _L1_M2_42:
-
- KERNEL2x1_SUB
-
- subs L, L, #1
- bgt _L1_M2_42
-
- _L1_M2_100:
-
- SAVE2x1
-
- #if (defined(LEFT) && defined(TRANSA)) || \
- (!defined(LEFT) && !defined(TRANSA))
- ldr r3 , K
- ldr r4 , KKK
- sub r3 , r3 , r4
- lsls r4 , r3 , #3 // 1 double value
- add BO , BO , r4
- lsls r4 , r3 , #4 // 2 double values
- add AO , AO , r4
- #endif
-
- #if defined(LEFT)
- ldr r3 , KK
- add r3 , r3 , #2 // number of values in AO
- str r3 , KK
- #endif
-
-
-
- _L1_M2_END:
-
-
- _L1_M1_BEGIN:
-
- tst I, #1 // I = I % 2
- ble _L1_END
-
- _L1_M1_20:
-
- INIT1x1
-
- #if (defined(LEFT) && defined(TRANSA)) || \
- (!defined(LEFT) && !defined(TRANSA))
-
- mov BO, BC
- #else
- mov BO, BC
- ldr r3 , KK
- lsls r4 , r3 , #3 // 1 double value
- add BO , BO , r4
- lsls r4 , r3 , #3 // 1 double value
- add AO , AO , r4
-
- #endif
-
- #ifndef TRMMKERNEL
- ldr L , K
- #elif (defined(LEFT) && !defined(TRANSA)) || (!defined(LEFT) && defined(TRANSA))
- ldr L , K
- ldr r3, KK
- sub L , L, r3
- str L , KKK
- #else
- ldr L , KK
- #ifdef LEFT
- add L , L , #1 // number of values in AO
- #else
- add L , L , #1 // number of values in BO
- #endif
- str L , KKK
- #endif
-
- mov K1, L
- asrs L , K1, #3 // L = L / 8
- ble _L1_M1_40
-
- _L1_M1_22:
- KERNEL1x1_SUB
- KERNEL1x1_SUB
- KERNEL1x1_SUB
- KERNEL1x1_SUB
-
- KERNEL1x1_SUB
- KERNEL1x1_SUB
- KERNEL1x1_SUB
- KERNEL1x1_SUB
-
- subs L, L, #1
- bgt _L1_M1_22
-
-
- _L1_M1_40:
-
- ands L , K1, #7 // L = L % 8
- ble _L1_M1_100
-
- _L1_M1_42:
-
- KERNEL1x1_SUB
-
- subs L, L, #1
- bgt _L1_M1_42
-
- _L1_M1_100:
-
- SAVE1x1
-
-
- _L1_END:
-
-
- _L999:
-
- sub r3, fp, #128
- vldm r3, { d8 - d15} // restore floating point registers
-
- movs r0, #0 // set return value
- sub sp, fp, #24
- pop {r4 - r9, fp}
- bx lr
-
- EPILOGUE
-
|