You can not select more than 25 topics Topics must start with a chinese character,a letter or number, can include dashes ('-') and can be up to 35 characters long.

ddot_vfp.S 5.5 kB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257
  1. /***************************************************************************
  2. Copyright (c) 2013, The OpenBLAS Project
  3. All rights reserved.
  4. Redistribution and use in source and binary forms, with or without
  5. modification, are permitted provided that the following conditions are
  6. met:
  7. 1. Redistributions of source code must retain the above copyright
  8. notice, this list of conditions and the following disclaimer.
  9. 2. Redistributions in binary form must reproduce the above copyright
  10. notice, this list of conditions and the following disclaimer in
  11. the documentation and/or other materials provided with the
  12. distribution.
  13. 3. Neither the name of the OpenBLAS project nor the names of
  14. its contributors may be used to endorse or promote products
  15. derived from this software without specific prior written permission.
  16. THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  17. AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  18. IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  19. ARE DISCLAIMED. IN NO EVENT SHALL THE OPENBLAS PROJECT OR CONTRIBUTORS BE
  20. LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  21. DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  22. SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  23. CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  24. OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE
  25. USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  26. *****************************************************************************/
  27. /**************************************************************************************
  28. * 2013/11/11 Saar
  29. * BLASTEST : OK
  30. * CTEST : OK
  31. * TEST : OK
  32. *
  33. * 2016/01/23 Saar
  34. * Bugfix for Refs #750 and #740
  35. **************************************************************************************/
  36. #define ASSEMBLER
  37. #include "common.h"
  38. #define STACKSIZE 256
  39. #define N r0
  40. #define X r1
  41. #define INC_X r2
  42. #define OLD_Y r3
  43. /******************************************************
  44. * [fp, #-128] - [fp, #-64] is reserved
  45. * for store and restore of floating point
  46. * registers
  47. *******************************************************/
  48. #define OLD_INC_Y [fp, #4 ]
  49. #define I r5
  50. #define Y r6
  51. #define INC_Y r7
  52. #define X_PRE 512
  53. /**************************************************************************************
  54. * Macro definitions
  55. **************************************************************************************/
  56. .macro KERNEL_F4
  57. pld [ X, #X_PRE ]
  58. vldmia.f64 X!, { d8 }
  59. pld [ Y, #X_PRE ]
  60. vldmia.f64 Y!, { d4 }
  61. vldmia.f64 Y!, { d5 }
  62. fmacd d0 , d4, d8
  63. vldmia.f64 X!, { d9 }
  64. vldmia.f64 Y!, { d6 }
  65. fmacd d1 , d5, d9
  66. vldmia.f64 X!, { d10 }
  67. vldmia.f64 X!, { d11 }
  68. fmacd d0 , d6, d10
  69. vldmia.f64 Y!, { d7 }
  70. fmacd d1 , d7, d11
  71. .endm
  72. .macro KERNEL_F1
  73. vldmia.f64 X!, { d4 }
  74. vldmia.f64 Y!, { d8 }
  75. fmacd d0 , d4, d8
  76. .endm
  77. /*************************************************************************************************************************/
  78. .macro KERNEL_S4
  79. nop
  80. vldmia.f64 X, { d4 }
  81. vldmia.f64 Y, { d8 }
  82. add X, X, INC_X
  83. add Y, Y, INC_Y
  84. fmacd d0 , d4, d8
  85. vldmia.f64 X, { d5 }
  86. vldmia.f64 Y, { d9 }
  87. add X, X, INC_X
  88. add Y, Y, INC_Y
  89. fmacd d1 , d5, d9
  90. vldmia.f64 X, { d6 }
  91. vldmia.f64 Y, { d10 }
  92. add X, X, INC_X
  93. add Y, Y, INC_Y
  94. fmacd d0 , d6, d10
  95. vldmia.f64 X, { d7 }
  96. vldmia.f64 Y, { d11 }
  97. add X, X, INC_X
  98. add Y, Y, INC_Y
  99. fmacd d1 , d7, d11
  100. .endm
  101. .macro KERNEL_S1
  102. vldmia.f64 X, { d4 }
  103. vldmia.f64 Y, { d8 }
  104. add X, X, INC_X
  105. fmacd d0 , d4, d8
  106. add Y, Y, INC_Y
  107. .endm
  108. /**************************************************************************************
  109. * End of macro definitions
  110. **************************************************************************************/
  111. PROLOGUE
  112. .align 5
  113. push {r4 - r9, fp}
  114. add fp, sp, #24
  115. sub sp, sp, #STACKSIZE // reserve stack
  116. sub r4, fp, #128
  117. vstm r4, { d8 - d15} // store floating point registers
  118. mov Y, OLD_Y
  119. ldr INC_Y, OLD_INC_Y
  120. movs r4, #0 // clear floating point register
  121. vmov s0, r4
  122. vmov s1, r4
  123. vcvt.f64.f32 d0, s0
  124. vcvt.f64.f32 d1, s1
  125. cmp N, #0
  126. ble ddot_kernel_L999
  127. # cmp INC_X, #0
  128. # beq ddot_kernel_L999
  129. # cmp INC_Y, #0
  130. # beq ddot_kernel_L999
  131. cmp INC_X, #1
  132. bne ddot_kernel_S_BEGIN
  133. cmp INC_Y, #1
  134. bne ddot_kernel_S_BEGIN
  135. ddot_kernel_F_BEGIN:
  136. asrs I, N, #2 // I = N / 4
  137. ble ddot_kernel_F1
  138. ddot_kernel_F4:
  139. KERNEL_F4
  140. subs I, I, #1
  141. ble ddot_kernel_F1
  142. KERNEL_F4
  143. subs I, I, #1
  144. bne ddot_kernel_F4
  145. ddot_kernel_F1:
  146. ands I, N, #3
  147. ble ddot_kernel_L999
  148. ddot_kernel_F10:
  149. KERNEL_F1
  150. subs I, I, #1
  151. bne ddot_kernel_F10
  152. b ddot_kernel_L999
  153. ddot_kernel_S_BEGIN:
  154. lsl INC_X, INC_X, #3 // INC_X * SIZE
  155. lsl INC_Y, INC_Y, #3 // INC_Y * SIZE
  156. asrs I, N, #2 // I = N / 4
  157. ble ddot_kernel_S1
  158. ddot_kernel_S4:
  159. KERNEL_S4
  160. subs I, I, #1
  161. bne ddot_kernel_S4
  162. ddot_kernel_S1:
  163. ands I, N, #3
  164. ble ddot_kernel_L999
  165. ddot_kernel_S10:
  166. KERNEL_S1
  167. subs I, I, #1
  168. bne ddot_kernel_S10
  169. ddot_kernel_L999:
  170. sub r3, fp, #128
  171. vldm r3, { d8 - d15} // restore floating point registers
  172. vadd.f64 d0 , d0, d1 // set return value
  173. #if !defined(__ARM_PCS_VFP)
  174. vmov r0, r1, d0
  175. #endif
  176. sub sp, fp, #24
  177. pop {r4 - r9, fp}
  178. bx lr
  179. EPILOGUE