You can not select more than 25 topics Topics must start with a chinese character,a letter or number, can include dashes ('-') and can be up to 35 characters long.

intrin_neon.h 2.2 kB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778
  1. #define V_SIMD 128
  2. #ifdef __aarch64__
  3. #define V_SIMD_F64 1
  4. #else
  5. #define V_SIMD_F64 0
  6. #endif
  7. /***************************
  8. * Data Type
  9. ***************************/
  10. typedef float32x4_t v_f32;
  11. #if V_SIMD_F64
  12. typedef float64x2_t v_f64;
  13. #endif
  14. #define v_nlanes_f32 4
  15. #define v_nlanes_f64 2
  16. /***************************
  17. * Arithmetic
  18. ***************************/
  19. #define v_add_f32 vaddq_f32
  20. #define v_add_f64 vaddq_f64
  21. #define v_sub_f32 vsubq_f32
  22. #define v_sub_f64 vsubq_f64
  23. #define v_mul_f32 vmulq_f32
  24. #define v_mul_f64 vmulq_f64
  25. // FUSED F32
  26. #ifdef HAVE_VFPV4 // FMA
  27. // multiply and add, a*b + c
  28. BLAS_FINLINE v_f32 v_muladd_f32(v_f32 a, v_f32 b, v_f32 c)
  29. { return vfmaq_f32(c, a, b); }
  30. // multiply and subtract, a*b - c
  31. BLAS_FINLINE v_f32 v_mulsub_f32(v_f32 a, v_f32 b, v_f32 c)
  32. { return vfmaq_f32(vnegq_f32(c), a, b); }
  33. #else
  34. // multiply and add, a*b + c
  35. BLAS_FINLINE v_f32 v_muladd_f32(v_f32 a, v_f32 b, v_f32 c)
  36. { return vmlaq_f32(c, a, b); }
  37. // multiply and subtract, a*b - c
  38. BLAS_FINLINE v_f32 v_mulsub_f32(v_f32 a, v_f32 b, v_f32 c)
  39. { return vmlaq_f32(vnegq_f32(c), a, b); }
  40. #endif
  41. // FUSED F64
  42. #if V_SIMD_F64
  43. BLAS_FINLINE v_f64 v_muladd_f64(v_f64 a, v_f64 b, v_f64 c)
  44. { return vfmaq_f64(c, a, b); }
  45. BLAS_FINLINE v_f64 v_mulsub_f64(v_f64 a, v_f64 b, v_f64 c)
  46. { return vfmaq_f64(vnegq_f64(c), a, b); }
  47. #endif
  48. // Horizontal add: Calculates the sum of all vector elements.
  49. BLAS_FINLINE float v_sum_f32(float32x4_t a)
  50. {
  51. float32x2_t r = vadd_f32(vget_high_f32(a), vget_low_f32(a));
  52. return vget_lane_f32(vpadd_f32(r, r), 0);
  53. }
  54. #if V_SIMD_F64
  55. BLAS_FINLINE double v_sum_f64(float64x2_t a)
  56. {
  57. return vget_lane_f64(vget_low_f64(a) + vget_high_f64(a), 0);
  58. }
  59. #endif
  60. /***************************
  61. * memory
  62. ***************************/
  63. // unaligned load
  64. #define v_loadu_f32(a) vld1q_f32((const float*)a)
  65. #define v_storeu_f32 vst1q_f32
  66. #define v_setall_f32(VAL) vdupq_n_f32(VAL)
  67. #define v_zero_f32() vdupq_n_f32(0.0f)
  68. #if V_SIMD_F64
  69. #define v_loadu_f64(a) vld1q_f64((const double*)a)
  70. #define v_storeu_f64 vst1q_f64
  71. #define v_setall_f64 vdupq_n_f64
  72. #define v_zero_f64() vdupq_n_f64(0.0)
  73. #endif